Writing /var/www/alexforencich.com/wiki/data/cache/a/a09d5aa5624d1b2c7ef46a9a56d801bb.xhtml failed
This is an old revision of the document!
Verilog UART
Introduction
UART serial port with an AXI4-Stream interface. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. Also includes example makefile-based project targeting a Xilinx Spartan 6 LX 45 on a Digilent Atlys board.