Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
en:verilog:uart:start [2014/09/09 03:03] – [Introduction] alexen:verilog:uart:start [2014/11/09 07:27] (current) – [Introduction] alex
Line 4: Line 4:
  
 UART serial port with an AXI4-Stream interface.  Includes full MyHDL testbench with intelligent bus cosimulation endpoints.  Also includes example makefile-based project targeting a Xilinx Spartan 6 LX 45 on a Digilent Atlys board.   UART serial port with an AXI4-Stream interface.  Includes full MyHDL testbench with intelligent bus cosimulation endpoints.  Also includes example makefile-based project targeting a Xilinx Spartan 6 LX 45 on a Digilent Atlys board.  
 +
 +===== Documentation =====
 +
 +[[readme]]
  
 ===== Repository ===== ===== Repository =====
en/verilog/uart/start.1410231834.txt.gz · Last modified: by alex
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International


  • Show page
  • Old revisions
  • Backlinks
  • Recent Changes
  • Media Manager
  • Sitemap
  • Register