Differences
This shows you the differences between two versions of the page.
Next revision Both sides next revision | |||
en:verilog:mersenne:start [2014/09/17 03:16] alex created |
en:verilog:mersenne:start [2014/09/17 03:20] alex [Introduction] |
||
---|---|---|---|
Line 3: | Line 3: | ||
===== Introduction ===== | ===== Introduction ===== | ||
- | Mersenne Twister PRNG with an AXI4-Stream interface. Includes both 32 bit and 64 bit implementations. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. | + | Mersenne Twister PRNG with an AXI4-Stream interface. Includes both 32 bit (mt19937ar) and 64 bit (mt19937-64) implementations along with original C and Python references. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. |
32 bit version on a Spartan 6: 175 MHz, 4 BRAMs, 226 FFs, 412 LUTs | 32 bit version on a Spartan 6: 175 MHz, 4 BRAMs, 226 FFs, 412 LUTs |