Differences
This shows you the differences between two versions of the page.
Next revision | Previous revision Last revision Both sides next revision | ||
en:verilog:wishbone:start [2014/09/08 11:50] alex created |
en:verilog:wishbone:start [2014/09/10 08:35] alex [Verilog Wishbone components] |
||
---|---|---|---|
Line 1: | Line 1: | ||
====== Verilog Wishbone components ====== | ====== Verilog Wishbone components ====== | ||
+ | |||
+ | ===== Introduction ===== | ||
+ | |||
+ | Collection of wishbone bus components, written in Verilog. Does not yet support MyHDL. | ||
+ | |||
+ | ===== Repository ===== | ||
+ | |||
+ | * [[http://github.com/alexforencich/verilog-wishbone/|Verilog Wishbone on GitHub]] | ||
+ | |||
+ | ===== Links ===== | ||
+ | |||
+ | * [[http://opencores.org/opencores,wishbone|Wishbone bus]] | ||
+ | * [[http://iverilog.icarus.com/|Icarus Verilog simulator]] | ||
+ | * [[http://www.myhdl.org/|MyHDL]] | ||