Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | Next revision Both sides next revision | ||
|
en:verilog:uart:start [2014/09/08 11:54] alex |
en:verilog:uart:start [2014/09/09 05:03] alex |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== Verilog UART ====== | ====== Verilog UART ====== | ||
| + | |||
| + | ===== Introduction ===== | ||
| + | |||
| + | A UART serial port with an AXI4-Stream interface. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. Also includes example makefile-based project targeting a Xilinx Spartan 6 LX 45 on a Digilent Atlys board. | ||
| ===== Repository ===== | ===== Repository ===== | ||