Differences
This shows you the differences between two versions of the page.
Next revision Both sides next revision | |||
en:verilog:uart:start [2014/09/08 11:50] alex created |
en:verilog:uart:start [2014/09/08 11:54] alex |
||
---|---|---|---|
Line 1: | Line 1: | ||
====== Verilog UART ====== | ====== Verilog UART ====== | ||
+ | |||
+ | ===== Repository ===== | ||
+ | |||
+ | * [[http://github.com/alexforencich/verilog-uart/|Verilog UART on GitHub]] | ||
+ | |||
+ | ===== Links ===== | ||
+ | |||
+ | * [[http://iverilog.icarus.com/|Icarus Verilog simulator]] | ||
+ | * [[http://www.myhdl.org/|MyHDL]] | ||