Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revision Both sides next revision
en:verilog:uart:readme [2014/11/09 09:24]
alex
en:verilog:uart:readme [2014/11/09 09:26]
alex [Source Files]
Line 9: Line 9:
 ==== Source Files ==== ==== Source Files ====
  
-  * ''​rtl/uart.v''​ - Wrapper for complete UART +<​code>​ 
-  * ''​rtl/​uart_rx.v''​ - UART receiver implementation +    ​rtl/​uart.v ​    : Wrapper for complete UART 
-  * ''​rtl/​uart_tx.v''​ - UART transmitter implementation+    rtl/​uart_rx.v ​ : ​UART receiver implementation 
 +    rtl/​uart_tx.v ​ : ​UART transmitter implementation 
 +</​code>​
  
 ===== uart module ===== ===== uart module =====