Differences
This shows you the differences between two versions of the page.
| — |
en:verilog:pcie:start [2019/07/12 21:29] (current) alex created |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ====== Verilog PCIe Components ====== | ||
| + | |||
| + | ===== Introduction ===== | ||
| + | |||
| + | Collection of PCI express related components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. | ||
| + | |||
| + | ===== Documentation ===== | ||
| + | |||
| + | [[readme]] | ||
| + | |||
| + | ===== Repository ===== | ||
| + | |||
| + | * [[https://github.com/alexforencich/verilog-pcie|Verilog PCIe on GitHub]] | ||
| + | |||
| + | ===== Links ===== | ||
| + | |||
| + | * [[http://iverilog.icarus.com/|Icarus Verilog simulator]] | ||
| + | * [[http://www.myhdl.org/|MyHDL]] | ||
| + | |||