====== Verilog IP cores ======

  * [[.:axi:]]
  * [[.:axis:]]
  * [[.:ethernet:]]
  * [[.:i2c:]]
  * [[.:mersenne:]]
  * [[.:pcie:]]
  * [[.:uart:]]
  * [[.:wishbone:]]
  * [[.:xfcp:]]